mirror of
https://github.com/Dev-KATECH/ADM.git
synced 2026-05-17 18:03:59 +09:00
345 lines
11 KiB
Plaintext
345 lines
11 KiB
Plaintext
|
|
Analyzing function: FircStdbyEnable.part.0/6
|
|
;; 1 loops found
|
|
;;
|
|
;; Loop 0
|
|
;; header 0, latch 1
|
|
;; depth 0, outer -1
|
|
;; nodes: 0 1 4 2 3
|
|
;; 4 succs { 2 }
|
|
;; 2 succs { 3 }
|
|
;; 3 succs { 1 }
|
|
|
|
Analyzing function body size: FircStdbyEnable.part.0
|
|
|
|
IPA function summary for FircStdbyEnable.part.0/6 inlinable
|
|
global time: 18.000000
|
|
self size: 10
|
|
global size: 0
|
|
min size: 0
|
|
self stack: 0
|
|
global stack: 0
|
|
size:3.000000, time:3.000000
|
|
size:3.000000, time:2.000000, executed if:(not inlined)
|
|
size:0.500000, time:0.500000, executed if:(not inlined), nonconst if:(op0[ref offset: 0] changed) && (not inlined)
|
|
size:0.500000, time:0.500000, nonconst if:(op0[ref offset: 0] changed)
|
|
calls:
|
|
UpdateClockState/4 function body not available
|
|
loop depth: 0 freq:1.00 size: 3 time: 12
|
|
op1 is compile time invariant
|
|
|
|
|
|
Analyzing function: SircStdbyEnable.part.0/5
|
|
;; 1 loops found
|
|
;;
|
|
;; Loop 0
|
|
;; header 0, latch 1
|
|
;; depth 0, outer -1
|
|
;; nodes: 0 1 4 2 3
|
|
;; 4 succs { 2 }
|
|
;; 2 succs { 3 }
|
|
;; 3 succs { 1 }
|
|
|
|
Analyzing function body size: SircStdbyEnable.part.0
|
|
|
|
IPA function summary for SircStdbyEnable.part.0/5 inlinable
|
|
global time: 18.000000
|
|
self size: 10
|
|
global size: 0
|
|
min size: 0
|
|
self stack: 0
|
|
global stack: 0
|
|
size:3.000000, time:3.000000
|
|
size:3.000000, time:2.000000, executed if:(not inlined)
|
|
size:0.500000, time:0.500000, executed if:(not inlined), nonconst if:(op0[ref offset: 0] changed) && (not inlined)
|
|
size:0.500000, time:0.500000, nonconst if:(op0[ref offset: 0] changed)
|
|
calls:
|
|
UpdateClockState/4 function body not available
|
|
loop depth: 0 freq:1.00 size: 3 time: 12
|
|
op1 is compile time invariant
|
|
|
|
|
|
Analyzing function: SircStdbyEnable/3
|
|
;; 1 loops found
|
|
;;
|
|
;; Loop 0
|
|
;; header 0, latch 1
|
|
;; depth 0, outer -1
|
|
;; nodes: 0 1 2 3 4 5
|
|
;; 2 succs { 3 4 }
|
|
;; 3 succs { 5 }
|
|
;; 4 succs { 5 }
|
|
;; 5 succs { 1 }
|
|
|
|
Analyzing function body size: SircStdbyEnable
|
|
|
|
IPA function summary for SircStdbyEnable/3 inlinable
|
|
global time: 18.500000
|
|
self size: 15
|
|
global size: 0
|
|
min size: 0
|
|
self stack: 0
|
|
global stack: 0
|
|
size:0.000000, time:0.000000
|
|
size:3.000000, time:2.000000, executed if:(not inlined)
|
|
size:0.500000, time:0.500000, executed if:(not inlined), nonconst if:(op0[ref offset: 16] changed) && (not inlined)
|
|
size:2.500000, time:2.500000, nonconst if:(op0[ref offset: 16] changed)
|
|
size:3.000000, time:1.500000, executed if:(op0[ref offset: 16] == 0)
|
|
size:0.500000, time:0.250000, executed if:(op0[ref offset: 16] == 0) && (not inlined), nonconst if:(op0[ref offset: 0] changed) && (op0[ref offset: 16] == 0) && (not inlined)
|
|
size:0.500000, time:0.250000, executed if:(op0[ref offset: 16] == 0), nonconst if:(op0[ref offset: 0] changed) && (op0[ref offset: 16] == 0)
|
|
calls:
|
|
UpdateClockState/4 function body not available
|
|
loop depth: 0 freq:0.50 size: 3 time: 12 predicate: (op0[ref offset: 16] == 0)
|
|
op1 is compile time invariant
|
|
SircStdbyEnable.part.0/5 function not considered for inlining
|
|
loop depth: 0 freq:0.50 size: 2 time: 11callee size: 5 stack: 0 predicate: (op0[ref offset: 16] != 0)
|
|
|
|
|
|
Analyzing function: FircStdbyEnable/2
|
|
;; 1 loops found
|
|
;;
|
|
;; Loop 0
|
|
;; header 0, latch 1
|
|
;; depth 0, outer -1
|
|
;; nodes: 0 1 2 3 4 5
|
|
;; 2 succs { 3 4 }
|
|
;; 3 succs { 5 }
|
|
;; 4 succs { 5 }
|
|
;; 5 succs { 1 }
|
|
|
|
Analyzing function body size: FircStdbyEnable
|
|
|
|
IPA function summary for FircStdbyEnable/2 inlinable
|
|
global time: 18.500000
|
|
self size: 15
|
|
global size: 0
|
|
min size: 0
|
|
self stack: 0
|
|
global stack: 0
|
|
size:0.000000, time:0.000000
|
|
size:3.000000, time:2.000000, executed if:(not inlined)
|
|
size:0.500000, time:0.500000, executed if:(not inlined), nonconst if:(op0[ref offset: 16] changed) && (not inlined)
|
|
size:2.500000, time:2.500000, nonconst if:(op0[ref offset: 16] changed)
|
|
size:3.000000, time:1.500000, executed if:(op0[ref offset: 16] == 0)
|
|
size:0.500000, time:0.250000, executed if:(op0[ref offset: 16] == 0) && (not inlined), nonconst if:(op0[ref offset: 0] changed) && (op0[ref offset: 16] == 0) && (not inlined)
|
|
size:0.500000, time:0.250000, executed if:(op0[ref offset: 16] == 0), nonconst if:(op0[ref offset: 0] changed) && (op0[ref offset: 16] == 0)
|
|
calls:
|
|
UpdateClockState/4 function body not available
|
|
loop depth: 0 freq:0.50 size: 3 time: 12 predicate: (op0[ref offset: 16] == 0)
|
|
op1 is compile time invariant
|
|
FircStdbyEnable.part.0/6 function not considered for inlining
|
|
loop depth: 0 freq:0.50 size: 2 time: 11callee size: 5 stack: 0 predicate: (op0[ref offset: 16] != 0)
|
|
|
|
|
|
Analyzing function: InternalOscillatorEmpty/1
|
|
;; 1 loops found
|
|
;;
|
|
;; Loop 0
|
|
;; header 0, latch 1
|
|
;; depth 0, outer -1
|
|
;; nodes: 0 1 2
|
|
;; 2 succs { 1 }
|
|
|
|
Analyzing function body size: InternalOscillatorEmpty
|
|
|
|
IPA function summary for InternalOscillatorEmpty/1 inlinable
|
|
global time: 2.000000
|
|
self size: 3
|
|
global size: 0
|
|
min size: 0
|
|
self stack: 0
|
|
global stack: 0
|
|
size:0.000000, time:0.000000
|
|
size:3.000000, time:2.000000, executed if:(not inlined)
|
|
calls:
|
|
|
|
Symbol table:
|
|
|
|
FircStdbyEnable.part.0/6 (FircStdbyEnable.part.0) @06bbe1c0
|
|
Type: function definition analyzed
|
|
Visibility: prevailing_def_ironly artificial
|
|
References:
|
|
Referring:
|
|
Availability: local
|
|
Function flags: count:1073741824 (estimated locally) first_run:1 body local split_part optimize_size
|
|
Called by: FircStdbyEnable/2 (536870912 (estimated locally),0.50 per call)
|
|
Calls: UpdateClockState/4 (1073741824 (estimated locally),1.00 per call)
|
|
SircStdbyEnable.part.0/5 (SircStdbyEnable.part.0) @06bb4c40
|
|
Type: function definition analyzed
|
|
Visibility: prevailing_def_ironly artificial
|
|
References:
|
|
Referring:
|
|
Availability: local
|
|
Function flags: count:1073741824 (estimated locally) first_run:1 body local split_part optimize_size
|
|
Called by: SircStdbyEnable/3 (536870912 (estimated locally),0.50 per call)
|
|
Calls: UpdateClockState/4 (1073741824 (estimated locally),1.00 per call)
|
|
UpdateClockState/4 (UpdateClockState) @06bb42a0
|
|
Type: function
|
|
Visibility: external public
|
|
References:
|
|
Referring:
|
|
Availability: not_available
|
|
Function flags: optimize_size
|
|
Called by: FircStdbyEnable/2 (536870913 (estimated locally),0.50 per call) FircStdbyEnable.part.0/6 (1073741824 (estimated locally),1.00 per call) SircStdbyEnable/3 (536870913 (estimated locally),0.50 per call) SircStdbyEnable.part.0/5 (1073741824 (estimated locally),1.00 per call)
|
|
Calls:
|
|
SircStdbyEnable/3 (SircStdbyEnable) @06c0bc40
|
|
Type: function definition analyzed
|
|
Visibility: prevailing_def_ironly
|
|
Address is taken.
|
|
References:
|
|
Referring: intOscCallbacks/0 (addr)
|
|
Availability: available
|
|
Function flags: count:1073741824 (estimated locally) body optimize_size
|
|
Called by:
|
|
Calls: UpdateClockState/4 (536870913 (estimated locally),0.50 per call) SircStdbyEnable.part.0/5 (536870912 (estimated locally),0.50 per call)
|
|
FircStdbyEnable/2 (FircStdbyEnable) @06c0be00
|
|
Type: function definition analyzed
|
|
Visibility: prevailing_def_ironly
|
|
Address is taken.
|
|
References:
|
|
Referring: intOscCallbacks/0 (addr)
|
|
Availability: available
|
|
Function flags: count:1073741824 (estimated locally) body optimize_size
|
|
Called by:
|
|
Calls: UpdateClockState/4 (536870913 (estimated locally),0.50 per call) FircStdbyEnable.part.0/6 (536870912 (estimated locally),0.50 per call)
|
|
InternalOscillatorEmpty/1 (InternalOscillatorEmpty) @06c0bb60
|
|
Type: function definition analyzed
|
|
Visibility: prevailing_def_ironly
|
|
Address is taken.
|
|
References:
|
|
Referring: intOscCallbacks/0 (addr)
|
|
Availability: available
|
|
Function flags: count:1073741824 (estimated locally) body optimize_size
|
|
Called by:
|
|
Calls:
|
|
intOscCallbacks/0 (intOscCallbacks) @06c05d38
|
|
Type: variable definition analyzed
|
|
Visibility: externally_visible public
|
|
References: InternalOscillatorEmpty/1 (addr)FircStdbyEnable/2 (addr)SircStdbyEnable/3 (addr)
|
|
Referring:
|
|
Availability: available
|
|
Varpool flags: initialized read-only const-value-known
|
|
FircStdbyEnable.part.0 (const struct Clock_Ip_IrcoscConfigType * config)
|
|
{
|
|
long unsigned int _1;
|
|
long unsigned int _2;
|
|
<unnamed type> _4;
|
|
|
|
<bb 4> [local count: 1073741824]:
|
|
|
|
<bb 2> [local count: 1073741824]:
|
|
# DEBUG BEGIN_STMT
|
|
_1 ={v} MEM[(struct FIRC_Type *)1076690944B].STDBY_ENABLE;
|
|
_2 = _1 | 1;
|
|
MEM[(struct FIRC_Type *)1076690944B].STDBY_ENABLE ={v} _2;
|
|
# DEBUG BEGIN_STMT
|
|
_4 = config_3(D)->name;
|
|
UpdateClockState (_4, 255);
|
|
|
|
<bb 3> [local count: 1073741824]:
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
SircStdbyEnable.part.0 (const struct Clock_Ip_IrcoscConfigType * config)
|
|
{
|
|
long unsigned int _1;
|
|
long unsigned int _2;
|
|
<unnamed type> _4;
|
|
|
|
<bb 4> [local count: 1073741824]:
|
|
|
|
<bb 2> [local count: 1073741824]:
|
|
# DEBUG BEGIN_STMT
|
|
_1 ={v} MEM[(struct SIRC_Type *)1076658176B].MISCELLANEOUS_IN;
|
|
_2 = _1 | 256;
|
|
MEM[(struct SIRC_Type *)1076658176B].MISCELLANEOUS_IN ={v} _2;
|
|
# DEBUG BEGIN_STMT
|
|
_4 = config_3(D)->name;
|
|
UpdateClockState (_4, 255);
|
|
|
|
<bb 3> [local count: 1073741824]:
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
SircStdbyEnable (const struct Clock_Ip_IrcoscConfigType * config)
|
|
{
|
|
short unsigned int _1;
|
|
long unsigned int _3;
|
|
long unsigned int _5;
|
|
<unnamed type> _6;
|
|
|
|
<bb 2> [local count: 1073741824]:
|
|
# DEBUG BEGIN_STMT
|
|
_1 = config_8(D)->enable;
|
|
if (_1 != 0)
|
|
goto <bb 3>; [50.00%]
|
|
else
|
|
goto <bb 4>; [50.00%]
|
|
|
|
<bb 3> [local count: 536870912]:
|
|
SircStdbyEnable.part.0 (config_8(D));
|
|
goto <bb 5>; [100.00%]
|
|
|
|
<bb 4> [local count: 536870913]:
|
|
# DEBUG BEGIN_STMT
|
|
_3 ={v} MEM[(struct SIRC_Type *)1076658176B].MISCELLANEOUS_IN;
|
|
_5 = _3 & 4294967039;
|
|
MEM[(struct SIRC_Type *)1076658176B].MISCELLANEOUS_IN ={v} _5;
|
|
# DEBUG BEGIN_STMT
|
|
_6 = config_8(D)->name;
|
|
UpdateClockState (_6, 0);
|
|
|
|
<bb 5> [local count: 1073741824]:
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
FircStdbyEnable (const struct Clock_Ip_IrcoscConfigType * config)
|
|
{
|
|
short unsigned int _1;
|
|
long unsigned int _3;
|
|
long unsigned int _5;
|
|
<unnamed type> _6;
|
|
|
|
<bb 2> [local count: 1073741824]:
|
|
# DEBUG BEGIN_STMT
|
|
_1 = config_8(D)->enable;
|
|
if (_1 != 0)
|
|
goto <bb 3>; [50.00%]
|
|
else
|
|
goto <bb 4>; [50.00%]
|
|
|
|
<bb 3> [local count: 536870912]:
|
|
FircStdbyEnable.part.0 (config_8(D));
|
|
goto <bb 5>; [100.00%]
|
|
|
|
<bb 4> [local count: 536870913]:
|
|
# DEBUG BEGIN_STMT
|
|
_3 ={v} MEM[(struct FIRC_Type *)1076690944B].STDBY_ENABLE;
|
|
_5 = _3 & 4294967294;
|
|
MEM[(struct FIRC_Type *)1076690944B].STDBY_ENABLE ={v} _5;
|
|
# DEBUG BEGIN_STMT
|
|
_6 = config_8(D)->name;
|
|
UpdateClockState (_6, 0);
|
|
|
|
<bb 5> [local count: 1073741824]:
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
InternalOscillatorEmpty (const struct Clock_Ip_IrcoscConfigType * config)
|
|
{
|
|
<bb 2> [local count: 1073741824]:
|
|
# DEBUG BEGIN_STMT
|
|
return;
|
|
|
|
}
|
|
|
|
|