smbae/ADM
1
0
Fork 0
mirror of https://github.com/Dev-KATECH/ADM.git synced 2026-05-17 01:43:59 +09:00
Code Issues Actions Packages Projects Releases Wiki Activity
5dac4c2aaf
ADM/GW/RTD/include/Siul2_Dio_Ip.h
S2-CHICKEN 77297108b6 VCU C code first commit
2024-08-08 10:00:15 +09:00

409 lines
18 KiB
C
Raw Blame History

/*==================================================================================================
* Project : RTD AUTOSAR 4.4
* Platform : CORTEXM
* Peripheral : SIUL2
* Dependencies : none
*
* Autosar Version : 4.4.0
* Autosar Revision : ASR_REL_4_4_REV_0000
* Autosar Conf.Variant :
* SW Version : 0.9.0
* Build Version : S32K3_RTD_0_9_0__ASR_REL_4_4_REV_0000_20210326
*
* (c) Copyright 2020 - 2021 NXP Semiconductors
* All Rights Reserved.
*
* NXP Confidential. This software is owned or controlled by NXP and may only be
* used strictly in accordance with the applicable license terms. By expressly
* accepting such terms or by downloading, installing, activating and/or otherwise
* using the software, you are agreeing that you have read, and that you agree to
* comply with and are bound by, such license terms. If you do not agree to be
* bound by the applicable license terms, then you may not retain, install,
* activate or otherwise use the software.
==================================================================================================*/
#ifndef SIUL2_DIO_IP_H
#define SIUL2_DIO_IP_H
/**
* @file @file Siul2_Dio_Ip.h
*
* @defgroup DIO_IPL Dio IPL
* @{
*/
#if defined(__cplusplus)
extern "C" {
#endif
/*==================================================================================================
* INCLUDE FILES
* 1) system and project includes
* 2) needed interfaces from external units
* 3) internal and external interfaces from this unit
==================================================================================================*/
#include "StandardTypes.h"
#include "Siul2_Dio_Ip_Cfg.h"
/*==================================================================================================
* SOURCE FILE VERSION INFORMATION
==================================================================================================*/
/*
* @brief Parameters that shall be published within the driver header file and also in the
* module's description file
*/
#define SIUL2_DIO_IP_VENDOR_ID_H 43
#define SIUL2_DIO_IP_AR_RELEASE_MAJOR_VERSION_H 4
#define SIUL2_DIO_IP_AR_RELEASE_MINOR_VERSION_H 4
#define SIUL2_DIO_IP_AR_RELEASE_REVISION_VERSION_H 0
#define SIUL2_DIO_IP_SW_MAJOR_VERSION_H 0
#define SIUL2_DIO_IP_SW_MINOR_VERSION_H 9
#define SIUL2_DIO_IP_SW_PATCH_VERSION_H 0
/*==================================================================================================
* FILE VERSION CHECKS
==================================================================================================*/
#ifndef DISABLE_MCAL_INTERMODULE_ASR_CHECK
/* Check if Siul2_Dio_Ip header file and StandardTypes.h header file are of the same Software version */
#if ((SIUL2_DIO_IP_SW_MAJOR_VERSION_H != STD_SW_MAJOR_VERSION) || \
(SIUL2_DIO_IP_SW_MINOR_VERSION_H != STD_SW_MINOR_VERSION) \
)
#error "Software Version Numbers of Siul2_Dio_Ip.h and StandardTypes.h are different"
#endif
#endif
/* Check if Siul2_Dio_Ip header file and Siul2_Dio_Ip_Cfg configuration header file are of the same vendor */
#if (SIUL2_DIO_IP_VENDOR_ID_H != SIUL2_DIO_IP_VENDOR_ID_CFG_H)
#error "Siul2_Dio_Ip.h and Siul2_Dio_Ip_Cfg.h have different vendor ids"
#endif
/* Check if Siul2_Dio_Ip header file and Siul2_Dio_Ip_Cfg configuration header file are of the same Autosar version */
#if ((SIUL2_DIO_IP_AR_RELEASE_MAJOR_VERSION_H != SIUL2_DIO_IP_AR_RELEASE_MAJOR_VERSION_CFG_H) || \
(SIUL2_DIO_IP_AR_RELEASE_MINOR_VERSION_H != SIUL2_DIO_IP_AR_RELEASE_MINOR_VERSION_CFG_H) || \
(SIUL2_DIO_IP_AR_RELEASE_REVISION_VERSION_H != SIUL2_DIO_IP_AR_RELEASE_REVISION_VERSION_CFG_H) \
)
#error "AutoSar Version Numbers of Siul2_Dio_Ip.h and Siul2_Dio_Ip_Cfg.h are different"
#endif
/* Check if Siul2_Dio_Ip header file and Siul2_Dio_Ip_Cfg configuration header file are of the same Software version */
#if ((SIUL2_DIO_IP_SW_MAJOR_VERSION_H != SIUL2_DIO_IP_SW_MAJOR_VERSION_CFG_H) || \
(SIUL2_DIO_IP_SW_MINOR_VERSION_H != SIUL2_DIO_IP_SW_MINOR_VERSION_CFG_H) || \
(SIUL2_DIO_IP_SW_PATCH_VERSION_H != SIUL2_DIO_IP_SW_PATCH_VERSION_CFG_H) \
)
#error "Software Version Numbers of Siul2_Dio_Ip.h and Siul2_Dio_Ip_Cfg.h are different"
#endif
/*==================================================================================================
* CONSTANTS
==================================================================================================*/
/*==================================================================================================
* DEFINES AND MACROS
==================================================================================================*/
#define SIUL2_GPDI_MASK_U8 ((uint8)0x1U)
#define SIUL2_DIO_PGPDO_OFFSET_U32 ((uint32)0x1700UL)
#define SIUL2_DIO_PGPDI_OFFSET_U32 ((uint32)0x1740UL)
#define SIUL2_DIO_GPDO_OFFSET_U32 ((uint32)0x1300UL)
#define SIUL2_DIO_GPDI_OFFSET_U32 ((uint32)0x1500UL)
#define SIUL2_DIO_MPGPDO_OFFSET_U32 ((uint32)0x1780UL)
#if (STD_ON == DIO_VIRTWRAPPER_SUPPORT)
#define SIUL2_DIO_PGPDO_ADDR32(PDAC_INDEX,PGPDO_INDEX) (Siul2BaseAdresses[PDAC_INDEX] + SIUL2_DIO_PGPDO_OFFSET_U32 + \
(((((PGPDO_INDEX / 2UL) + 1UL) * 2UL) - ((PGPDO_INDEX % 2UL) + 1UL)) << 1UL) \
)
#else
#define SIUL2_DIO_PGPDO_ADDR32(SIUL2_INSTANCE,PGPDO_INDEX) (Siul2BaseAdresses[SIUL2_INSTANCE] + SIUL2_DIO_PGPDO_OFFSET_U32 + \
(((((PGPDO_INDEX / 2UL) + 1UL) * 2UL) - ((PGPDO_INDEX % 2UL) + 1UL)) << 1UL) \
)
#endif
#if (STD_ON == DIO_VIRTWRAPPER_SUPPORT)
#define SIUL2_DIO_PGPDI_ADDR32(PDAC_INDEX,PGPDI_INDEX) (Siul2BaseAdresses[PDAC_INDEX] + SIUL2_DIO_PGPDI_OFFSET_U32 + \
(uint32)((uint32)((uint32)((uint32)((uint32)(PGPDI_INDEX / 2UL) + 1UL) * 2UL) - \
(uint32)((uint32)(PGPDI_INDEX % 2UL) + 1UL) \
) << 1UL \
) \
)
#else
#define SIUL2_DIO_PGPDI_ADDR32(SIUL2_INSTANCE,PGPDI_INDEX) (Siul2BaseAdresses[SIUL2_INSTANCE] + SIUL2_DIO_PGPDI_OFFSET_U32 + \
(uint32)((uint32)((uint32)((uint32)((uint32)(PGPDI_INDEX / 2UL) + 1UL) * 2UL) - \
(uint32)((uint32)(PGPDI_INDEX % 2UL) + 1UL) \
) << 1UL \
) \
)
#endif
#if (STD_ON == DIO_VIRTWRAPPER_SUPPORT)
#define SIUL2_DIO_GPDO_ADDR32(PDAC_INDEX,PIN) (Siul2BaseAdresses[PDAC_INDEX] + SIUL2_DIO_GPDO_OFFSET_U32 +(((PIN) & (~3UL)) | ((~((PIN) & 3UL)) & 3UL)))
#else
#define SIUL2_DIO_GPDO_ADDR32(SIUL2_INSTANCE,PIN) (Siul2BaseAdresses[(SIUL2_INSTANCE)] + SIUL2_DIO_GPDO_OFFSET_U32 +(((PIN) & (~3UL)) | ((~((PIN) & 3UL)) & 3UL)))
#endif
#if (STD_ON == DIO_VIRTWRAPPER_SUPPORT)
#define SIUL2_DIO_GPDI_ADDR32(PDAC_INDEX,PIN) (Siul2BaseAdresses[(PDAC_INDEX)] + SIUL2_DIO_GPDI_OFFSET_U32 +(((PIN) & (~3UL)) | ((~((PIN) & 3UL)) & 3UL)))
#else
#define SIUL2_DIO_GPDI_ADDR32(SIUL2_INSTANCE,PIN) (Siul2BaseAdresses[(SIUL2_INSTANCE)] + SIUL2_DIO_GPDI_OFFSET_U32 +(((PIN) & (~3UL)) | ((~((PIN) & 3UL)) & 3UL)))
#endif
#if (STD_ON == DIO_VIRTWRAPPER_SUPPORT)
#define SIUL2_DIO_MPGPDO_ADDR32(PDAC_INDEX,MPGPDO_INDEX) (Siul2BaseAdresses[(PDAC_INDEX)] + SIUL2_DIO_MPGPDO_OFFSET_U32 + ((MPGPDO_INDEX) << 2UL))
#endif
#if (STD_ON == SIUL2_DIO_IP_DEV_ERROR_DETECT)
#define SIUL2_DIO_DEV_ASSERT(par) DevAssert(par)
#else
#define SIUL2_DIO_DEV_ASSERT(par)
#endif
/*==================================================================================================
* ENUMS
==================================================================================================*/
/*==================================================================================================
* STRUCTURES AND OTHER TYPEDEFS
==================================================================================================*/
/*!
* @brief Type of a GPIO channel representation
* Implements : Siul2_Dio_Ip_PinsChannelType_Class
*/
typedef uint16 Siul2_Dio_Ip_PinsChannelType;
/*!
* @brief Type of a port levels representation.
* Implements : Siul2_Dio_Ip_PinsLevelType_Class
*/
typedef uint8 Siul2_Dio_Ip_PinsLevelType;
typedef struct {
__IO uint16 PGPDO; /**< SIUL2 Parallel GPIO Pad Data Out Register, array offset: 0x1700, array step: 0x2 */
uint16 RESERVED_1[31];
__I uint16 PGPDI; /**< SIUL2 Parallel GPIO Pad Data In Register, array offset: 0x1740, array step: 0x2 */
} Siul2_Dio_Ip_GpioType;
/*==================================================================================================
* GLOBAL VARIABLE DECLARATIONS
==================================================================================================*/
#define DIO_START_SEC_VAR_INIT_32
#include "Dio_MemMap.h"
#if (STD_ON == DIO_VIRTWRAPPER_SUPPORT)
extern uint32 Siul2BaseAdresses[3];
#else
extern uint32 Siul2BaseAdresses[SIUL2_INSTANCE_COUNT];
#endif
#define DIO_STOP_SEC_VAR_INIT_32
#include "Dio_MemMap.h"
/*==================================================================================================
* FUNCTION PROTOTYPES
==================================================================================================*/
#define DIO_START_SEC_CODE
#include "Dio_MemMap.h"
/*!
* @brief Write a pin of a port with a given value
*
* This function writes the given pin from a port, with the given value
* ('0' represents LOW, '1' represents HIGH).
*
* @param base GPIO base pointer (PTA, PTB, PTC, etc.)
* @param pin pin number to be written
* @param value pin value to be written
* - 0: corresponding pin is set to LOW
* - 1: corresponding pin is set to HIGH
*/
void Siul2_Dio_Ip_WritePin(Siul2_Dio_Ip_GpioType * const base,
Siul2_Dio_Ip_PinsChannelType pin,
Siul2_Dio_Ip_PinsLevelType value);
/*!
* @brief Write all pins of a port
*
* This function writes all pins configured as output with the values given in
* the parameter pins. '0' represents LOW, '1' represents HIGH.
*
* @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)
* @param[in] pins Pin mask to be written
* - 0: corresponding pin is set to LOW
* - 1: corresponding pin is set to HIGH
*/
void Siul2_Dio_Ip_WritePins(Siul2_Dio_Ip_GpioType * const base,
Siul2_Dio_Ip_PinsChannelType pins);
/*!
* @brief Get the current output from a port
*
* This function returns the current output that is written to a port. Only pins
* that are configured as output will have meaningful values.
*
* @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)
* @return GPIO outputs. Each bit represents one pin (LSB is pin 0, MSB is pin
* 31). For each bit:
* - 0: corresponding pin is set to LOW
* - 1: corresponding pin is set to HIGH
*/
Siul2_Dio_Ip_PinsChannelType Siul2_Dio_Ip_GetPinsOutput(const Siul2_Dio_Ip_GpioType * const base);
/*!
* @brief Write pins with 'Set' value
*
* This function configures output pins listed in parameter pins (bits that are
* '1') to have a value of 'set' (HIGH). Pins corresponding to '0' will be
* unaffected.
*
* @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)
* @param[in] pins Pin mask of bits to be set. Each bit represents one pin (LSB is
* pin 0, MSB is pin 31). For each bit:
* - 0: corresponding pin is unaffected
* - 1: corresponding pin is set to HIGH
*/
void Siul2_Dio_Ip_SetPins(Siul2_Dio_Ip_GpioType * const base,
Siul2_Dio_Ip_PinsChannelType pins);
/*!
* @brief Write pins to 'Clear' value
*
* This function configures output pins listed in parameter pins (bits that are
* '1') to have a 'cleared' value (LOW). Pins corresponding to '0' will be
* unaffected.
*
* @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)
* @param[in] pins Pin mask of bits to be cleared. Each bit represents one pin (LSB
* is pin 0, MSB is pin 31). For each bit:
* - 0: corresponding pin is unaffected
* - 1: corresponding pin is cleared(set to LOW)
*/
void Siul2_Dio_Ip_ClearPins(Siul2_Dio_Ip_GpioType * const base,
Siul2_Dio_Ip_PinsChannelType pins);
/*!
* @brief Toggle pins value
*
* This function toggles output pins listed in parameter pins (bits that are
* '1'). Pins corresponding to '0' will be unaffected.
*
* @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)
* @param[in] pins Pin mask of bits to be toggled. Each bit represents one pin (LSB
* is pin 0, MSB is pin 31). For each bit:
* - 0: corresponding pin is unaffected
* - 1: corresponding pin is toggled
*/
void Siul2_Dio_Ip_TogglePins(Siul2_Dio_Ip_GpioType * const base,
Siul2_Dio_Ip_PinsChannelType pins);
/*!
* @brief Read input pins
*
* This function returns the current input values from a port. Only pins
* configured as input will have meaningful values.
*
* @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)
* @return GPIO inputs. Each bit represents one pin (LSB is pin 0, MSB is pin
* 31). For each bit:
* - 0: corresponding pin is read as LOW
* - 1: corresponding pin is read as HIGH
*/
Siul2_Dio_Ip_PinsChannelType Siul2_Dio_Ip_ReadPins(const Siul2_Dio_Ip_GpioType * const base);
/*!
* @brief Write Port using MPGPDO
*
* This function writes the masked pins configured as output with the values given in the parameter pins.
* '0' represents LOW, '1' represents HIGH.
*
* @param[in] u8Siul2Instance: instance number
* @param[in] u8PortId: id of port need to be written (corresponds with index number of GPIO base (0-PTA, 1-PTB, etc))
* @param[in] pins: Pin mask of bits to be cleared. Each bit represents one pin (LSB is pin 0, MSB is pin 31). For each bit: 0: corresponding
* pin is unaffected. 1: corresponding pin is cleared(set to LOW).
* @param[in] mask: mask for the affected pins
* @return none
*/
void Siul2_Dio_Ip_MaskedWritePins(uint8 u8Siul2Instance, uint8 u8PortId, Siul2_Dio_Ip_PinsChannelType pins, Siul2_Dio_Ip_PinsChannelType mask);
#if (STD_ON == DIO_VIRTWRAPPER_SUPPORT)
/*!
* @brief Write Port using MPGPDO
*
* This function writes the masked pins configured as output with the values given in the parameter pins.
* '0' represents LOW, '1' represents HIGH.
*
* @param[in] u8PdacIndex: instance number
* @param[in] u8PortId: id of port need to be written (corresponds with index number of GPIO base (0-PTA, 1-PTB, etc))
* @param[in] pins: Pin mask of bits to be cleared. Each bit represents one pin (LSB is pin 0, MSB is pin 31). For each bit: 0: corresponding
* pin is unaffected. 1: corresponding pin is cleared(set to LOW).
* @param[in] mask: mask for the affected pins
* @return none
*/
void Siul2_Dio_Ip_VirtWrapperMaskedWritePins(uint8 u8PdacIndex, uint8 u8PortId, Siul2_Dio_Ip_PinsChannelType pins, Siul2_Dio_Ip_PinsChannelType mask);
#endif
/*!
* @brief Read input pin
*
* This function returns the current input value of the given pin from port. Only pin
* configured as input will have meaningful value.
*
* @param[in] base GPIO base pointer (PTA, PTB, PTC, etc.)
* @param[in] pin Pin index (0,1,2,3,..,15)
* @return GPIO input value for coressponding pin
* - 0: corresponding pin is read as LOW
* - 1: corresponding pin is read as HIGH
*/
Siul2_Dio_Ip_PinsLevelType Siul2_Dio_Ip_ReadPin(const Siul2_Dio_Ip_GpioType * const base, Siul2_Dio_Ip_PinsChannelType pin);
/**
* @brief Siul2_Dio_Ip_ReadChannel
*
* This function will returns the current value of a channel, just be used in IPW
*
* @param[in] u8Siul2Instance instance index
* @param[in] pin Pin index
*
* @return GPIO input value for coressponding pin
* - 0: corresponding pin is read as LOW
* - 1: corresponding pin is read as HIGH
*/
Siul2_Dio_Ip_PinsLevelType Siul2_Dio_Ip_ReadChannel(uint8 u8Siul2Instance, Siul2_Dio_Ip_PinsChannelType pin);
/**
* @brief Siul2_Dio_Ip_WriteChannel
*
* This function will writes the logic level for a pin, just be used in IPW
*
* @param[in] u8Siul2Instance instance index
* @param[in] pin Pin index
* @param[in] value pin level
*
* @return void
*/
void Siul2_Dio_Ip_WriteChannel(uint8 u8Siul2Instance, Siul2_Dio_Ip_PinsChannelType pin, Siul2_Dio_Ip_PinsLevelType value);
#if (STD_ON == DIO_VIRTWRAPPER_SUPPORT)
/**
* @brief Siul2_Dio_Ip_VirtWrapperWriteChannel
*
* This function will writes the logic level for a pin, just be used in IPW
*
* @param[in] u8PdacIndex instance index
* @param[in] pin Pin index
* @param[in] value pin level
*
* @return void
*/
void Siul2_Dio_Ip_VirtWrapperWriteChannel(uint8 u8PdacIndex, Siul2_Dio_Ip_PinsChannelType pin, Siul2_Dio_Ip_PinsLevelType value);
#endif
#define DIO_STOP_SEC_CODE
#include "Dio_MemMap.h"
#if defined(__cplusplus)
}
#endif
/*! @} */
#endif /* SIUL2_DIO_IP_H */
/*******************************************************************************
* EOF
******************************************************************************/
Reference in New Issue View Git Blame Copy Permalink